A Novel Testing Method Based on Matching Theory for Three Stage Interconnect Network in FPGA

Altera Corporation and Cyclone Architecture. CycloneFPGA Family Date Sheet, Ver1.5 Jan. 2007.[2]Yarandi M.[J].Alaghi A, and Navabi Z. An optimized BISTarchitecture for FPGA look-up table testing[C]. IEEEComputer Society Annual Symposium on Emerging VLSITechnologies and Architectures (ISVLSI06), Karlsruhe,Germany.2006,:-[3]Toutounchi S and Lai A. FPGA test and coverage[C].Proceedings IEEE International Test Conference, Baltimore,MD, USA, 2002: 599-608.[4]Lemieux G and Lewis D. Design of Interconnection Networksfor Programmable Logic[M]. Kluwer Academic Publishers,2004: 83-84.[5]Ahmed E and Rose J. The effect of LUT and cluster size ondeep-submicron FPGA performance and density[J].IEEETrans. on VLSI.2004, 12(3):288-298[6]Huang W K, Meyer F J, and Chen X T, et al.. Testingconfigurable LUT-based FPGA' s[J].IEEE Trans. on VeryLarge Scale Integration Systems.1998, 6(2):276-283[7]Renovell M, Portal J M, Figueras J, and Zorian Y. Testingthe configurable interconnect/logic interface of SRAM-basedFPGAs[C]. Proceedings of the Design, Automation and Testin Europe Conference and Exhibition, Munich, Germany,1999: 618-622.[8]Smith J, Xia T, and Stroud C. An automated BISTarchitecture for testing and diagnosing FPGA interconnectfaults[J].Journal of Electronic Testing: Theory andApplications.2006, 22(3):239-253[9]Sun X, Ogden K, Chan H, and Trouborst P. A novel FPGAlocal interconnect test scheme and automatic TCderivation/generation[J].Journal of Systems Architecture.2004, 50(5):267-280[10]Stroud C, Wijesuriya S, Hamilton C, and Abramovici M.Built-in self-test of FPGA interconnect[C]. Proceedings ofIEEE International Test Conference, Washington, DC, USA,1998: 404-410.[11]Synopsysy, DFT Compiler User Guide: Scan VersionZ-2007.03, June 2007.[12]王树禾. 图论及其算法[M]. 合肥: 中国科学技术大学出版社,1990: 246-253.[13]李建中, 骆吉洲. 图论导引[M]. 北京: 机械工业出版社, 2006:84-105.