Hierarchical Modeling and Optimization of Versatile FPGA SB

Fritz Mayer-Lindenberg. Design and application of a scalableembedded systems architecture with an FPGA basedoperating infrastructure. 9th Euromacro Conference onDigital System Design, Croatia, 2006: 189-196.[2]Shimizu K and Hirai S. Implementing Planar MotionTracking Algorithms on CMOS+FPGA Vision System. 2006IEEE/RSJ International Conference on Intelligent Robotsand Systems, Beijing, China, Oct. 2006: 1366-1371.[3]Spelat M, Dovis F, Girau G, and Mulassano P. A flexibleFPGA/DSP board for GNSS receivers design. Research inMicroelectronics and Electronics, [Ph. D], Politecnico diTorino, Italy, 2006: 77-80.[4]Bets V, Rose J, and Marquardt A. Architecture and CAD forDeep-submicron FPGAs, University of Toronto, KluwerAcademic Publishers, 1999. Second printing 2000: 63-103.[5]Rose J and Brown S. Flexibility of interconnection structurefor field programmable gate arrays[J].IEEE J. Solid-StateCircuits.1991, 26(3):277-282[6]Brown S, Rose J, and Vranesic Z G. A detailed router forfield-programmable gate arrays[J].IEEE Trans. on Computer-Aided Design of Integrated Circuits and System.1992, 11(5):620-628[7]Wu Y L and Marek-Sadowska M. Routing for array typeFPGAs[J].IEEE Trans. on Computer-Aided Design.1997,16(5):506-518[8]Liu Ji-ping, Fan Hong-bing, and Wu Yu-liang. On improvingFPGA routability applying multi-level switch boxes. DesignAutomation Conference, Asia and South Pacific, Kitakyushu,Japan, 21-24 Jan. 2003: 366-369.